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1. Introduction
In recent years, hypercomplex numbers called quaternions attract attention of many
researchers of the fields of digital signal processing (DSP), control, computer graphics,
telecommunications, and others. By using hypercomplex arithmetic, known algorithms can be
improved or extended to 4 dimensions so as to find new applications (Alexiadis & Sergiadis,
2009; Chan et al., 2008; Denis et al., 2007; Ell & Sangwine, 2007; Karney, 2007; Marion et al.,
2010; Parfieniuk & Petrovsky, 2010a; Seberry et al., 2008; Took &Mandic, 2010; Tsui et al.,
2008; Zhou et al., 2007). Current research is mainly focused on theoretical development of
quaternion-based algorithms, but one can expect that, in the course of time, engineers and
scientists will implement them in hardware, and thus will need building blocks, design
insights, methodologies, and tools.
In known algorithms that use hypercomplex arithmetic, the key operation is quaternion
multiplication, whose efficiency and accuracy obviously determines the same properties of
the whole computational scheme of a filter or transform. Even though the operation has been
thoroughly investigated from a mathematical point of view (Howell & Lafon, 1975), rather
little is known about the practical aspects of implementing it in hardware as a dedicated
digital circuit. To the best of our knowledge, only two research groups reported development
of fixed-point quaternion multipliers. In (Delosme & Hsiao, 1990; Hsiao & Delosme, 1996;
Hsiao et al., 2000; Parfieniuk & Petrovsky, 2010b; Petrovsky et al., 2001; Verenik et al., 2007),
they considered various approaches to computing constant-coefficient multiplication using
only binary shifts and additions: CORDIC, lifting, and Distributed Arithmetic (DA), but
there is no review of the developed computational schemes, which would allow them to be
compared and would inspire further research.
The present chapter has two aims. The first one is to briefly review known
facts and achievements related to quaternion multipliers and, by presenting a novel
CORDIC-Inside-Lifting architecture, to show that there is much to do in this field. The second
aim is to present our methodology and design results related to rapid prototyping of different
multiplier schemes using a Xilinx Virtex FPGA device. The chapter contents should be useful
to persons interested in implementing hypercomplex computations, as it should allow readers
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to select the architecture that is best suited to their needs and to prototype hardware faster
than working from scratch.
The rest of the chapter is organized as follows. In Section 2, the properties of quaternion
multiplication are briefly reviewed with particular emphasis on its matrix notation and
noncommutativity. Section 3 presents possible architectures for multiplying a hypercomplex
variable by a constant coefficient using only binary shifts and additions: DA, CORDIC
approach, lifting scheme, and a novel combination of the last two schemes. Their general
principles are discussed and design trade-offs they offer are considered so as to form
a basis for developing digital circuits. Section 4 begins by presenting our rapid prototyping
methodology, development platform and tools so as to show how we use Matlab and
VHDL-FPGA tools to develop multiplier units. Then, finally, design experiments are reported
for different architectures of quaternion multipliers.
Throughout this chapter, the following notation is used. Matrices and column vectors are
denoted by upper- and lower-case bold faced characters, respectively. The superscript T
denotes transposition. I2 and J2 denote the 2× 2 identity and reversal matrices, respectively.
Γ2 = diag (1,−1). The set of natural numbers is denoted by N and is assumed to include
zero.
2. Quaternion multiplication
Quaternions are four-dimensional hypercomplex numbers whose rectangular form comprises
a real part and three imaginary parts:
q = q1 + q2i + q3 j + q4k, q1, q2, q3, q4 ∈ R (1)
the latter of which are related to three imaginary units, i, j, and k. Because these units depend
on each other in the following way
i2 = j2 = k2 = ijk = −1 (2a)
ij = −ji = k (2b)
jk = −kj = i (2c)
ki = −ik = j (2d)
quaternion multiplication is noncommutative, unless one of its operands is a real number or
both are complex numbers.
The noncommutativity of quaternion multiplication becomes evident when hypercomplex
numbers are identified with vectors, and the operation is written in matrix notation:
qx ⇔
⎡
⎢⎢⎢⎢⎣
q1 −q2 −q3 −q4
q2 q1 −q4 q3
q3 q4 q1 −q2
q4 −q3 q2 q1
⎤
⎥⎥⎥⎥⎦
︸ ︷︷ ︸
M+(q)
⎡
⎢⎢⎣
x1
x2
x3
x4
⎤
⎥⎥⎦
︸ ︷︷ ︸
x
(3a)
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but
xq ⇔
⎡
⎢⎢⎣
q1 −q2 −q3 −q4
q2 q1 q4 −q3
q3 −q4 q1 q2
q4 q3 −q2 q1
⎤
⎥⎥⎦
︸ ︷︷ ︸
M−(q)
⎡
⎢⎢⎣
x1
x2
x3
x4
⎤
⎥⎥⎦
︸ ︷︷ ︸
x
(3b)
Namely, the left-operand multiplication matrix, M+ (·), differs from the right-operand one,
M− (·).
It should be emphasized that our attention is focused onmultiplications in which x is an input
variable, and q is a constant coefficient. The latter determines the multiplication matrix and
thus the linear transformation of input data that has to be implemented in hardware. It is also
assumed that both operands are unit-norm quaternions, i.e. |q| = √q1 + q2 + q3 + q4 = 1.
It is easy to show (Parfieniuk & Petrovsky, 2010b) that the multiplication matrices are related
in the following way
M∓ (q) = DCM± (q)DC (4)
where q = q1 − q2i − q3 j − q4k denotes the conjugate quaternion, and DC = diag (1,−I3)
is the matrix representation of the hypercomplex conjugate operator, as q = DCq. Thus
a multiplier that computes one variant of quaternion multiplication can be used to compute
the other variant. It is only necessary to change the signs of some components of the input,
output, and coefficient. From a complexity point of view, sign changes can be neglected, and
thus both variants can be considered equivalent.
3. Multiplierless circuits for multiplying quaternions
3.1 Motivation
The straightforward approach to compute quaternion products is to use (3) without
exploiting the special structures of the multiplication matrices. It obviously requires doing
16 multiplications and 12 additions of real numbers, but its actual performance highly
depends on whether and how vector processing is supported by the hardware and used in
implementation. In particular, quaternion computations can be accelerated on PC processors
with SIMD extensions (Leiterman, 2003).
On the other hand, for FPGA andASIC, it is often not desirable, or even possible, to implement
real multipliers, because they occupy too much chip area and consume too much energy,
offering unsatisfactory throughput. The preferred approach is to replace constant-coefficient
multipliers with simple shifts and additions, the former of which can be hardwired.
There are several different approaches to implement quaternion multiplication using only
binary shifts and additions. In the next three subsections, they are described froma conceptual
point of view, whereas practical design results and insights are presented in Section 4.
3.2 Distributed arithmetic
3.2.1 General principle
Distributed Arithmetic (DA) is a technique that allows vector inner products (sums
of products) to be computed without multiplications (White, 1989). The fundamental
assumption is that one vector comprises fixed coefficients, whereas the elements of the
other one are variables. The corresponding bits of the variables are used as an address
into a read-only memory (ROM) that contains precomputed partial results: all possible
229Rapid Pro typing of Quaternion Multiplier: From Matrix Notation to FPGA-Based Circuits
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combinations of elements of the coefficient vector. The multiplication result is computed by
accumulating all results pointed to by given values of the variables.
The matrix-by-vector product (3), which describes quaternion multiplication, corresponds
to four inner-products, each of which can be realized using DA (Petrovsky et al., 2001;
Verenik et al., 2007). The inner products are related to different constant vectors, which
correspond to rows of the multiplications matrix, but use the same variable vector.
Assuming that variable data are fractions, |xk| ≤ 1, and are represented using signed
2’s-complement with a word length of B bits, the components of x can be expressed as:
xk = −xk,0 +
B−1
∑
n=1
xk,n2
−n, k = 1, . . . , 4 (5)
where xk,n are consecutive bits: from the sign bit, xk,0, to least significant bit (LSB), xk,B−1.
Such expansion allows the components of the result r = qx to be expressed in terms of bits of
x. In particular,
r1 = q1x1 − q2x2 − q3x3 − q4x4
= q1
B−1
∑
n=0
σ(n)x1,n2
−n − q2
B−1
∑
n=0
σ(n)x2,n2
−n − q3
B−1
∑
n=0
σ(n)x3,n2
−n − q4
B−1
∑
n=0
σ(n)x4,n2
−n
(6)
where
σ(n) =
⎧⎨
⎩
−1, for n = 0
1, otherwise
(7)
By reordering additions and introducing
r˜1 (α, β1, β2, β3, β4) = α (q1β1 − q2β2 − q3β3 − q4β4) (8)
we can obtain the following:
r1 =
B−1
∑
n=0
r˜1 (σ(n), x1,n, x2,n, x3,n, x4,n) 2
−n (9)
The derivations for the remaining three inner products are similar so they can be omitted.
Because every bit xk,n can be either 0 or 1, r˜1 (σ(n), x1,n, x2,n, x3,n, x4,n) , n = 0, . . . , B − 1 can
take only 24 = 16 possible magnitudes, so its values for σ(n) = 1 can be precomputed
and stored in a memory. Then, during computation of a quaternion product, x1,n, x2,n, x3,n,
and x4,n can be used as an address into the table, from where partial results are read. After
accumulating B appropriately shifted partial results, the final result is obtained.
The corresponding scheme of a DA-based quaternion multiplier is shown in Fig. 1, where the
“P/S” block is a parallel-to-serial converter. The sign flag σ(n) is represented by an additional
binary control signal, which switches the accumulators between the addition and subtraction
modes, so that the first partial result is subtracted whereas the remaining ones are added.
A less common but possible approach is to use this signal as a supplementary address into
a memory extended so as to contain values for σ(n) = −1 (negated copies).
In FPGA devices, the ROM can be implemented easily and efficiently using look-up tables
(LUTs), which are the basic building block, or using external memory banks. Thus different
design trade-offs are possible so as to utilize hardware features optimally.
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It is noteworthy that the DA-based multiplier is composed of four subblocks of the same
structure, which differ only in ROM contents. The special structure of the multiplication
matrix is not exploited.
Fig. 1. General scheme of DA-based quaternion multiplier.
3.2.2 Reducing memory requirements
A disadvantage of DA is that LUTs can occupy a lot of memory. Even though the
problem concerns mainly inner products of lengthy vectors, which is typical for FIR filters,
it can be important in case of implementing algorithms that use a number of quaternion
multiplications.
The necessary memory can be halved by using the offset-binary coding (OBC) (White, 1989).
Its derivation begins by rewriting (5) as
xk =
1
2
(xk − (−xk)) =
1
2
(
−(xk,0 − x¯k,0) +
B−1
∑
n=1
(xk,n − x¯k,n)2−n − 2−(B−1)
)
(10)
where the overbars represent the bit complements. If we define
ρ(xk,n) = xk,n − x¯k,n (11)
which can be −1 or +1, then (10) can be rewritten as
xk =
1
2
(
B−1
∑
n=0
σ(n)ρ(xk,n)2
−n − 2−(B−1)
)
(12)
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Using (12), (6) can be rewritten as
r1 = q1
B−1
∑
n=0
(
σ(n)
2
ρ(x1,n)2
−n − 2−B
)
− q2
B−1
∑
n=0
(
σ(n)
2
ρ(x2,n)2
−n − 2−B
)
− q3
B−1
∑
n=0
(
σ(n)
2
ρ(x3,n)2
−n − 2−B
)
− q4
B−1
∑
n=0
(
σ(n)
2
ρ(x4,n)2
−n − 2−B
) (13)
Then, reordering terms and substituting (8) give
r1 =
B−1
∑
n=0
r˜1
(
σ(n)
2
, ρ(x1,n), ρ(x2,n), ρ(x3,n), ρ(x4,n)
)
2−n + r˜1
(
−2B, 1, 1, 1, 1
)
(14)
Obviously, the DA principle can be realized by using r˜1(
σ(n)
2 , ρ(x1,n), ρ(x2,n), ρ(x3,n), ρ(x4,n))
as precomputed partial results and using ρ(x1,n), . . . , ρ(x4,n) to address look-up-tables.
However,
r˜1
(
σ(n)
2
, ρ(x1,n), ρ(x2,n), ρ(x3,n), ρ(x4,n)
)
= −r˜1
(
σ(n)
2
,−ρ(x1,n),−ρ(x2,n),−ρ(x3,n),−ρ(x4,n)
) (15)
and thus only half of 16 possible values of r˜1(
σ(n)
2 , ρ(x1,n), ρ(x2,n), ρ(x3,n), ρ(x4,n)) need to be
be stored in ROM.
In exchange, LUT addressingmust be quite tricky, accumulators need to be switched between
the addition and subtraction modes, as in the scheme in Fig. 2. Namely, the partial result
that corresponds to the n-th bit of input data is selected by using x2,n, x3,n, and x4,n, whereas
x1,n decides whether it is added to the accumulator or subtracted. It is also noteworthy that
accumulators are initialized with data from outside LUTs: see the term on the right-hand side
of (14). This is why the timing diagram in Fig. 2 shows that 17 cycles of the master clock (Clk)
are necessary to multiply 16-bit values.
3.2.3 Increasing the speed of DA-based quaternion multiplier
The speed of the straightforward bit-serial implementation of DA may be insufficient for
certain real-time applications. In such cases, faster circuits can be developed in which
subwords of input data are processed in parallel using more memory and adders (White,
1989). Namely, L bits can be processed in a single clock period using L LUTs and a L-input
accumulator that combines their outputs. Thus, the whole input word is processed in B/L
clock cycles, assuming that L is an integer divisor of B, its word length.
The possibility of this becomes obvious after rewriting (14) in the following way:
r1 =
B/L−1
∑
m=0
L−1
∑
l=0
r˜1
(
σ(n)
2
2−l , ρ(x1,mL+l), ρ(x2,mL+l), ρ(x3,mL+l), ρ(x4,mL+1)
)
2−mL
+r˜1
(
−2−B, 1, 1, 1, 1
) (16)
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The summation over n in (14) is parallelized by breaking it into two sums: the first over m,
from 0 to B/L − 1, and the second over l, from 0 to L − 1. The former sum is computed
iteratively, whereas the latter sum is realized as a single step using replicated hardware.
A circuit that processes in such a way L bits at a time is called the L-BAAT scheme. Figures 2
and 3 allow for comparing 1- and 2-BAAT schemes we have developed. In the latter case, it
is necessary to use two adders instead of one, and to shift the accumulator contents by 2 bits
instead of by 1 bit. Additionally, the word length of the second memory block is shorter by
1 bit.
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&
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~ 
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Fig. 2. 1-BAAT DA-based quaternion multiplier and its timing diagram.
3.3 CORDIC
3.3.1 Implementing plane rotations
CORDIC (COordinate Rotation DIgital Computer) is a hardware-oriented algorithm
for computing plane (2D) rotations as well as related elementary functions and
transforms (Meher et al., 2009). The algorithm consists in approximating a rotation matrix by
a product of discrete elementary rotations, each of which is implemented using only binary
shifts and additions.
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Fig. 3. 2-BAAT DA-based quaternion multiplier.
The rotation of a point (x1, x2) by an angle φ can be described as the multiplication of the
corresponding coordinate vector x by the appropriate rotation matrix R(φ)⎡
⎣ x′1
x′2
⎤
⎦ =
⎡
⎣ cos(φ) − sin(φ)
sin(φ) cos(φ)
⎤
⎦
︸ ︷︷ ︸
R(φ)
⎡
⎣ x1
x2
⎤
⎦
︸ ︷︷ ︸
x
(17)
From another point of view, this equation describes the complex multiplication of x1 + jx2 by
ejφ.
The CORDIC algorithm is based on factorizing the rotation matrix in the following way
R(φ) ≈ Stot
N−1
∏
n=0
[
1 −σ(n)2−τ(n)
σ(n)2−τ(n) 1
]
(18)
where N, σ(n), and τ(n) are selected in such a way that the product approximates a scaled
rotation by φ, and simultaneously thematrix on the right-hand side describes a transformation
that can be implemented using two binary shifts and two additions.
The transformation is called a CORDIC iteration, elementary rotation, or microrotation. It not
only rotates the point but also increases its norm by
√
1+ 2−2τ(n). In order to counterbalance
the latter effect, the output of a sequence of microrotations must be scaled by
Stot =
N−1
∏
n=0
1√
1+ 2−2τ(n)
(19)
which can also be done by using only binary shifts and additions, which form a series of
scaling iterations
Stot ≈
M−1
∏
m=0
1− 2−s(m) (20)
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where s(m) ∈ N\{0} are selected so as the product approximates Stot.
In the classical form of CORDIC,
σ(n) ∈ {−1, 1} (21)
τ(n) = n (22)
and
N = B (23)
This makes scaling independent of the angle, which is advantageous when angle
determination is a part of a CORDIC-based algorithm. If the angle is known a-priori, as in
case of a constant-coefficient complex multiplication, then by making τ(n) ∈ N independent
of n, the same accuracy can be obtained using less microrotations.
± +±+
2- (n) 2- (n)
- +-+
2
-s (m)
x1 x2
x2'x1' x2'x1'
x1 x2
s (m)
(n)
(n)
(a) (b)
2
-s (m)
Fig. 4. Schemes for realizing (a) microrotation and (b) scaling iteration of the 2D-CORDIC.
Figure 4 shows the schemes that realize (a) microrotations and (b) scaling iterations of the
2D-CORDIC. If chip area must be saved, a single switched CORDIC unit can be developed,
which is able to realize different microrotations. At the price of occupying more chip area,
throughput can be increased by unfolding computations, i.e. by pipelining many units,
each of which computes a different microrotation. We are interested mainly in the unfolded
architecture, which can be optimized by hardwiring fixed binary shifts.
It is also noteworthy that (18) applies only to rotations (angles) for which cos(φ) ≥ 0 and
|cos(φ)| ≥ |sin(φ)|. Fortunately, the rotation by an unsuitable angle φ can always be realized
by simply pre- and post-processing the rotation by a tightly connected suitable angle φ˜:
R(φ) = PpostR(φ˜)Ppre (24)
In particular,
R(φ) = Γ2R(−φ)Γ2 (25)
R(φ) = J2R(
π
2 − φ)Γ2 (26)
R(φ) = −J2R(π − φ)J2 (27)
so it is sufficient to swap values and/or to change their signs.
It is also important for us that arbitrary Stot < 1 can be approximated using (20).
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3.3.2 4D CORDIC
In (Delosme & Hsiao, 1990), it has been shown that the CORDIC algorithm can be extended
to more dimensions and used to implement quaternion multiplications, which consists in the
following factorization
M± (q) ≈ Stot
N−1
∏
n=0
⎡
⎢⎢⎢⎣
1 σ1(n)2
−τ(n) σ2(n)2−τ(n) σ3(n)2−τ(n)
−σ1(n)2−τ(n) 1 ±σ3(n)2−τ(n) ∓σ2(n)2−τ(n)
−σ2(n)2−τ(n) ∓σ3(n)2−τ(n) 1 ±σ1(n)2−τ(n)
−σ3(n)2−τ(n) ±σ2(n)2−τ(n) ∓σ1(n)2−τ(n) 1
⎤
⎥⎥⎥⎦ (28)
Setting the parameters in the conventional way, in accordance with (21) – (23), makes scaling
independent of q, as
Stot =
N−1
∏
n=0
1√
1+ 3 · 2−2τ(n)
(29)
Four-dimensional CORDIC iterations need to be implemented using four-argument adders,
as shown in Fig. 5.
Fig. 5. Microrotation implementation for 4D-CORDIC-based quaternion multipliers.
3.4 CORDIC-Inside-Lifting
3.4.1 Lifting-based quaternion multiplier
Due to word length limitations, results of binary shifts and additions must be truncated. This
causes both DA- and CORDIC-based quaternion multipliers to realize data transformations
that cannot be reversed in fixed-point arithmetics. Namely, the multiplication by the inverse
of the coefficient, or simply by its conjugate in case of a unit-norm coefficient, gives only an
approximation of the input value. This is unacceptable for applications like lossless image
coding.
The issue can be solved by using lifting schemes, which allow reversible integer-to-integer
mappings to be realized using finite-precision arithmetic (Calderbank et al., 1998). Similarly
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Fig. 6. Lifting-based quaternion multiplier: (a) direct scheme and (b) lifting steps
implemented using 2D CORDIC.
to CORDIC, the idea has been introduced in the context of 2D transformations, but we have
extended it to quaternions in (Parfieniuk & Petrovsky, 2010b). Our idea is based on the
structural similarity between R(φ) in (18) and M+ (q) in (3a), which becomes evident after
rewriting the latter matrix in the following way
M+ (q) =
[
C(q) −S(q)
S(q) C(q)
]
(30)
where
C(q) =
[
q1 −q2
q2 q1
]
(31)
and
S(q) =
[
q3 q4
q4 −q3
]
(32)
This allows for assuming the following factorization
M+ (q) =
[
I2 F(q)
0 I2
]
︸ ︷︷ ︸
U(q)
[
I2 0
G(q) I2
]
︸ ︷︷ ︸
L(q)
[
I2 H(q)
0 I2
]
︸ ︷︷ ︸
V(q)
(33)
which is inspired by the known three-shear factorization of the 2D rotation
matrix (Daubechies & Sweldens, 1998). The corresponding scheme is shown in Fig. 6(a).
237Rapid Pro typing of Quaternion Multiplier: From Matrix Notation to FPGA-Based Circuits
www.intechopen.com
12 Will-be-set-by-IN-TECH
For a given hypercomplex coefficient q, (33) defines a set of matrix equations, which can
be solved uniquely for F(q), G(q), and H(q), provided that S(q) is non-singular, or more
specifically, non-zero. Namely, the three matrices are given by
F(q) = (C(q)− I2) S(q)−1 (34a)
G(q) = S(q) (34b)
H(q) = S(q)−1 (C(q)− I2) (34c)
so that their elements represent real-valued lifting coefficients.
Inverting the triangular matrices in (33) requires only changing the signs of their
out-of-diagonal elements (lifting coefficients). Thus, the multiplication by 1/q, or equivalently
by q, is realized by reversing the order of the lifting steps and negating their coefficients.
Rounding of neither lifting coefficient nor the result of the related multiplication affects
invertibility, even though it causes slight deviation of the stage output from that of the original.
Fortunately, the issue is acceptable for most applications.
In addition to making reversible integer-to-integer mappings possible in fixed-point
arithmetic, an inherent property of lifting schemes is that all computations can be performed
in-place, i.e. without using auxiliary memory.
Another advantage of the proposed lifting-based quaternion multiplier is that 12 real
multiplications and 12 real additions are necessary to compute the result. This is 14% less
than required by the straightforward matrix-by-vector multiplication (3a).
3.4.2 Embedding CORDIC inside lifting
Alternatively, quaternions can be represented in polar form, using modulus |q| and three
angles: φ, ψ, and χ, which can be converted into the rectangular components as follows:
q1 = |q| cos φ
q2 = |q| sinφ cosψ
q3 = |q| sinφ sinψ cosχ
q4 = |q| sinφ sinψ sinχ
(35)
where taking −π ≤ φ < π, −π/2 ≤ ψ ≤ π/2, and −π/2 ≤ χ ≤ π/2 is sufficient to describe
all quaternions of a given norm.
By assuming |q| = 1 and substituting (35) into (34), we can derive the following simple
closed-form equations for lifting coefficient values (Parfieniuk & Petrovsky, 2010b):
f11(q) = − f22(q) = cosχ(cos φ− 1)− sin φ cosψ sin χd
f12(q) = f21(q) =
sinχ(cos φ− 1) + sin φ cosψ cosχ
d
g11(q) = −g22(q) = d cosχ
g12(q) = g21(q) = d sin χ
h11(q) = −h22(q) = cosχ(cos φ− 1) + sinφ cosψ sinχd
h12(q) = h21(q) =
sin χ(cos φ− 1)− sinφ cosψ cos χ
d
(36)
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where d = sinφ sinψ.
It turns out that there are pairs of lifting coefficients with the same absolute value, which
is not obvious from (34) and was not assumed when we constructed the factorization (33).
Moreover, F(q), G(q), and H(q) have a structure closely related to that of the rotation matrix[
s c
c −s
]
= J2
[
c −s
s c
]
(37)
and thus can be modeled using 2D-CORDIC. Only simple postprocessing is necessary, as
explained in Fig. 6(b).
In (Parfieniuk & Petrovsky, 2010b), it is shown that other known lifting factorizations result
in computational schemes that are less regular and less efficient. It is also proved that the
dynamic range of the proposed scheme can always be limited so as all lifting coefficients have
magnitudes not greater than 1. This is achieved by replacing the hypercomplexmultiplication
by q with the multiplication by q˜, a version of q with exchanged and/or negated parts. The
latter operation needs only to be appropriately pre- and postprocessed:
M± (q) = PpostM± (q˜) Ppre (38)
4. Rapid prototyping of quaternion multipliers using Xilinx FPGA
4.1 General methodology
Fig. 7. Development environment based on the evaluation board Xilinx ML401 (Virtex-4
XC4VSX35 FPGA).
The methodology we used for rapid prototyping of quaternion multipliers can be described
as the following sequence of steps:
1. Investigating the general idea of a multiplier architecture using rough MATLAB scripts:
validating a decomposition of the quaternion product and related matrix factorizations,
and then evaluating or determining properties of the corresponding computational
scheme.
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2. Refactoring and extending MATLAB code so as to prepare reusable functions and scripts,
which can be used in different contexts: deeper investigations, low-level coefficient
optimization, simulation-based functional verification of hardware designs etc.
3. Repeating Steps 1 and 2 for promising variants of the essential architecture so as to select
variants that deserve a deeper investigation.
4. For each variant, determining circuit parameters and synthesizing low-level coefficients,
partial results etc. that allow a given constant-coefficient hypercomplex multiplication to
be computed with the necessary accuracy.
5. Rejecting parameter-coefficient sets, and possibly variants, which are definitely no match
for the others in terms of circuit complexity.
6. Developing detailed MATLAB models of the acceptable hardware multipliers.
7. Initial hardware design using MATLAB code as a reference: VHDL coding and logic
synthesis using an FPGA development environment, employing the most advanced of
available predefined subcircuits, and generously selecting word lengths.
8. Functional verification of the preliminary designs using FPGA tools and MATLAB scripts.
Refining the latter if necessary.
9. Fine-tuning word lengths and subcircuits so as to minimize chip area and maximize
throughput of the multipliers.
10. A final comparison of the developed circuits so as to determine that which is best suited
to a given application context.
As our goal was to develop optimized circuits and to investigate their properties, and code
generators are known to produce highly suboptimal implementations (Haldar et al., 2001),
VHDL code was hand-written. This slows down development but not much as quaternion
multipliers are rather simple systems, compared to filters, transforms, etc. Additionally,
manual transition fromMATLAB to VHDL can be made easier by partitioning MATLAB code
so as it reflects a circuit architecture.
Rather modest resources are necessary to implement our methodology, as shown in Fig. 7.
Apart form MATLAB, the Leonardo Spectrum and Xilinx ISE software were used in our
research. On the other hand, experiments were conducted on the Virtex-4 ML 401 Evaluation
Platform, which is powered by the Xilinx XC4VLX25 FPGA device and equipped with
a range of memories, industry-standard peripherals, interfaces, and connectors like USB or
VGA. Thus the board allows for both studying quaternion multipliers and employing them
in practical embedded systems like an image codec.
4.2 DA-based circuits
In DA-based multipliers, the output error is essentially determined by the word length
and independent of implementation details. Thus we focus on how parallelization of the
computations affects throughput, chip area and power consumption.
In order to evaluate the available design opportunities, five 16-bit DA-based quaternion
multipliers have been prototyped with the parallelism ratio from 1 to 16. The average
synthesis results for the Xilinx Virtex v400-4 FPGA are listed in Table 1.
Figures 8 and 9 show the power consumption of DA-based quaternion multipliers as
a function of the parallelism ratio and required sampling time, respectively. The analysis
of the results shows that the 1-BAAT scheme of the multiplier occupies the smallest chip area,
whereas the 8-BAAT scheme consumes the smallest power for a required sampling time. The
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explanation for this is that, for the same required sampling time, the 1-BAAT scheme has
a master clock frequency greater than that of the 8-BAAT scheme.
Scheme
Multiplication time
[μs]
Frequency
[MHz]
No. of
Function
Generators
[LUTs]
No.
of CLB Slices
No. of
Dffs or
Latches
1-BAAT 0.292598967 58,1 219 110 205
2-BAAT 0.160714286 56,0 339 170 207
4-BAAT 0.123152709 40,6 561 281 212
8-BAAT 0.100671141 29,8 958 479 223
16-BAAT 0.107526882 18,6 1637 819 246
Table 1. Parameters of DA-based quaternion multipliers with different values of the
parallelism ratio.
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Fig. 8. Power consumption of DA-based quaternion multiplier as a function of the
parallelism ratio.
4.3 4D-CORDIC-based circuit
As an example, a 4D-CORDIC-based quaternion multiplier by q = 1√
30
(4− i + 3j − 2k) has
been developed using our methodology for rapid prototyping. In order to provide the desired
accuracy, ǫ = 10−4, a word length of 16 bits is necessary, and the circuit needs to comprise
N = 16 microrotations and M = 7 scaling iterations, which are realized as illustrated in Figs. 5
and 4(b), respectively.
The parameters of the stages are listed in Table 2. We have verified that it is advantageous
to modify the microrotations in (28) so as to allow only one of σk(n) to be nonzero. Without
affecting the convergence, this simplifies the circuit as two-operand adders can be used in the
scheme in Fig. 5 instead of four-operand ones. Additionally, the expression for the scaling
factor changes from (29) to (19).
The FPGA implementation occupies 201 Slice Flip-Flops, 554 4-Input LUTs, and 351 Slices,
which is about 1% of the resources provied by the Virtex chip. The maximum obtainable clock
frequency is 120 MHz.
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Fig. 9. Power consumption of DA-based quaternion multiplier as a function of the sampling
period.
(a) Microrotations:
nonzero σk(n)
Parameter Value
σ2(0) 1
σ1(1) −1
σ2(2) −1
σ2(3) 1
σ1(4) 1
σ1(5) −1
σ3(6) −1
σ2(7) −1
σ2(8) 1
σ3(9) 1
σ3(10) −1
σ2(11) −1
σ2(12) 1
σ1(13) −1
σ1(14) 1
σ3(15) 1
(b) Microrotations:
τ(n)
Parameter Value
τ(0) 0
τ(1) 1
τ(2) 2
τ(3) 3
τ(4) 3
τ(5) 4
τ(6) 4
τ(7) 4
τ(8) 6
τ(9) 6
τ(10) 7
τ(11) 7
τ(12) 8
τ(13) 9
τ(14) 10
τ(15) 10
(c) Scaling iterations
s(m)
Parameter Value
s(0) 2
s(1) 3
s(2) 4
s(3) 6
s(4) 7
s(5) 11
s(6) 12
Table 2. Parameters of 4D-CORDIC-based quaternion multiplier by q = 1√
30
(4− i + 3j− 2k);
N = 16 and M = 7.
4.4 CORDIC-Inside-Lifting-based multiplier
The CORDIC-Inside-Lifting architecture is most complicated to design. Before prototyping
a multiplier by q, all modifications of the hypercomplex number are reviewed that potentially
determine computational schemes with all lifting coefficients in the range −1, . . . 1. For every
such a scheme, the number of 2D-CORDIC iterations is estimated that guarantees the desired
accuracy of computations, and this allows for selecting candidates for fine-tuning parameters
and then for FPGA synthesis.
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Table 3 shows the accurate values of lifting coefficients related to 24 constructive1
modifications of q = 1√
30
(4− i + 3j − 2k). For multiplications by only 7 of them, all lifting
coefficients are in the desired range. And, the first of these 7 quaternions, which is shown
the 2nd row of Table 3, q˜ = q3 + q2i + q1 j + q4k, evidently can be realized using the lowest
number of microrotations, N = NU + NL + NV = 8 at accuracy of an individual CORDIC unit
not worse than ǫ = 10−5.
In order to realize the multiplication by q, the multiplication by q˜ must be preprocessed with
Ppre =
⎡
⎢⎢⎣
1 0 0 0
0 0 0 1
0 0 −1 0
0 −1 0 0
⎤
⎥⎥⎦ (39)
No. q˜
f11
(− f22)
f12
( f21)
g11
(−g22)
g12
(g21)
h11
(−h22)
h12
(h21)
NU NL NV
1 q2 + q1i + q3 j + q4k −2.110 0.073 0.548 0.365 −0.879 1.920
2 q3 + q2i + q1 j + q4k −0.395 0.448 0.730 0.365 −0.595 0.048 3 1 4
3 q4 + q2i + q3 j + q1k −1.057 −1.076 0.548 −0.730 −0.737 −1.316
4 q1 + q3i + q2 j + q4k −0.905 1.191 −0.183 0.365 1.495 −0.009
5 q1 + q4i + q3 j + q2k −0.243 0.748 0.548 0.183 −0.643 −0.452 6 7 7
6 q4 + q3i + q1 j + q2k −1.936 −0.266 0.730 0.183 −1.583 1.146
7 q1 + q2i + q3 j + q4k −0.495 −0.004 0.548 −0.365 −0.187 0.458 3 2 6
8 q2 + q3i + q1 j + q4k −0.995 1.248 0.730 −0.365 −1.595 0.048
9 q2 + q4i + q3 j + q1k −0.457 −1.276 0.548 0.730 −1.097 −0.796
10 q3 + q1i + q2 j + q4k 2.095 0.191 −0.183 −0.365 −1.105 1.791
11 q4 + q1i + q3 j + q2k −1.843 1.948 0.548 −0.183 −2.643 −0.452
12 q3 + q4i + q1 j + q2k −0.701 −0.325 0.730 −0.183 −0.465 0.616 4 1 6
13 −(q2 + q1i + q3 j + q4k) 0.418 −1.612 −0.548 −0.365 1.649 0.234
14 −(q3 + q2i + q1 j + q4k) 1.795 −0.648 −0.730 −0.365 1.595 −1.048
15 −(q4 + q2i + q3 j + q1k) 0.257 0.676 −0.548 0.730 0.577 0.436 7 5 6
16 −(q1 + q3i + q2 j + q4k) −3.095 −3.191 0.183 −0.365 −0.695 −4.391
17 −(q1 + q4i + q3 j + q2k) 3.043 −0.348 −0.548 −0.183 2.643 −1.548
18 −(q4 + q3i + q1 j + q2k) 0.642 −0.910 −0.730 −0.183 0.995 0.501 8 1 5
19 −(q1 + q2i + q3 j + q4k) 2.033 −1.689 −0.548 0.365 2.341 −1.227
20 −(q2 + q3i + q1 j + q4k) 1.195 0.152 −0.730 0.365 0.595 −1.048
21 −(q2 + q4i + q3 j + q1k) 0.857 0.476 −0.548 −0.730 0.217 0.956 7 5 6
22 −(q3 + q1i + q2 j + q4k) −0.095 −4.191 0.183 0.365 −3.295 −2.591
23 −(q4 + q1i + q3 j + q2k) 1.443 0.852 −0.548 0.183 0.643 −1.548
24 −(q3 + q4i + q1 j + q2k) 1.877 −0.969 −0.730 0.183 2.112 −0.028
Table 3. Lifting coefficients that result from factorizing the multiplication matrices of
modified versions of q = 1√
30
(4− i + 3j− 2k).
1 In (Parfieniuk & Petrovsky, 2010b), it has been shown that other modifications are redundant.
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and postprocessed with
Ppost =
⎡
⎢⎢⎣
0 0 1 0
0 1 0 0
1 0 0 0
0 0 0 1
⎤
⎥⎥⎦ (40)
Table 4 shows the parameters of the individual 2D-CORDIC modules of the scheme in
Fig. 6(b). They have been obtained by careful optimization aimed at achieving the total
accuracy of a multiplier not worse than ǫ = 10−4.
The results of FPGA design are worse than for the 4D-CORDIC approach, as about 50% more
chip area is occupied. A single 2D-CORDIC circuit needs on average 50% less resources than
a 4D-CORDIC unit, but three such units and extra adders are necessary to implement the
scheme in Fig. 6(b). However, only this approach offers the invertibility of multiplication.
(a) U; NU = 3 and MU = 7
Parameter Value
σ(0) 1
τ(0) 0
σ(1) −1
τ(1) 4
σ(2) 1
τ(2) 11
s(0) 1
s(1) 3
s(2) 5
s(3) 8
s(4) 10
s(5) 12
s(6) 13
Ppre −Γ2
Ppost J2
(b) L; NL = 1 and ML = 5
Parameter Value
σ(0) -1
τ(0) 1
s(0) 2
s(1) 6
s(2) 7
s(3) 9
s(4) 10
Ppre I2
Ppost I2
(c)V; NV = 3 and MV = 5
Parameter Value
σ(0) 1
τ(0) 4
σ(1) 1
τ(1) 6
σ(2) 1
τ(2) 9
s(0) 2
s(1) 3
s(2) 4
s(3) 6
s(4) 6
Ppre −I2
Ppost I2
Table 4. Parameters of CORDIC-Inside-Lifting-based quaternion multiplier.
5. Conclusions
There are several approaches to implementing constant-coefficient quaternion multipliers
using only binary shifts and additions. Design experiments based on MATLAB, Virtex FPGA
device, and our methodology for rapid prototyping, clearly show that each of the presented
architectures has both advantages and disadvantages, and thus it is impossible to definitely
recommend one of them as best suited for all development situations. From the point of
view of rapid prototyping they require similar development effort and time. Distributed
arithmetic offers a smooth trade-off between throughput and occupied chip area, whereas
in CORDIC, we can only select between iterative or unfolded computations. However, the
latter approach allows for maximizing throughput at modest resource utilization. Finally, the
CORDIC-Inside-Lifting approach is the only option if lossless processing has to be realized,
even though this architecture is neither economical in terms of chip area nor fast.
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